<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>VEDA on Dr.-Ing. Nicolas Weber</title>
    <link>https://www.mergian.de/tags/veda/</link>
    <description>Recent content in VEDA on Dr.-Ing. Nicolas Weber</description>
    <generator>Hugo -- gohugo.io</generator>
    <lastBuildDate>Tue, 28 Feb 2023 00:00:00 +0000</lastBuildDate><atom:link href="https://www.mergian.de/tags/veda/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>FULL ASYNCHRONOUS EXECUTION QUEUE FOR ACCELERATOR HARDWARE</title>
      <link>https://www.mergian.de/2023/patent-veda/</link>
      <pubDate>Tue, 28 Feb 2023 00:00:00 +0000</pubDate>
      
      <guid>https://www.mergian.de/2023/patent-veda/</guid>
      <description></description>
    </item>
    
    <item>
      <title>VEDA: Best practices to use hybrid programming on the NEC SX-Aurora TSUBASA</title>
      <link>https://www.mergian.de/2022/sxaurora-veda/</link>
      <pubDate>Sat, 12 Nov 2022 00:00:00 +0000</pubDate>
      
      <guid>https://www.mergian.de/2022/sxaurora-veda/</guid>
      <description>The Vector Engine Driver API (VEDA) was developed to enable easy porting of existing CUDA applications to NEC&amp;rsquo;s SX-Aurora TSUBASA. While the API enables a smooth transition between the different architectures, there are unique features that require special attention, to achieve optimal performance.
In this article we present multiple methods to improve your code. First, we explain how to use C++ function overloading and templates. Second, we show how to make best use of the unique features of VEDAdeviceptrs.</description>
    </item>
    
    <item>
      <title>AVEO-VEDA: Hybrid Programming for the NEC Vector Engine</title>
      <link>https://www.mergian.de/2021/sxaurora-aveo-veda/</link>
      <pubDate>Wed, 14 Jul 2021 00:00:00 +0000</pubDate>
      
      <guid>https://www.mergian.de/2021/sxaurora-aveo-veda/</guid>
      <description>Hybrid programming is a state of the art method for incorporating compute accelerators such as GPUs or vector processors into applications that run on a host system. The main reason for hybrid programming is that compute accelerators are well suited for compute and memory heavy tasks but perform poorly in control flow dominated code sections. Therefore latter are usually executed on CPUs while the compute heavy parts are offloaded to accelerators.</description>
    </item>
    
  </channel>
</rss>
